P2V28S20DTP-7
P2V28S20DTP-7 is 128Mb SDRAM manufactured by Vanguard International Semiconductor.
- Part of the P2V comparator family.
- Part of the P2V comparator family.
DESCRIPTION
P2V28S20ATP is organized as 4-bank x 8,388,608-word x 4-bit Synchronous DRAM with LVTTL interface and P2V28S30ATP is organized as 4-bank x 4,194,304-word x 8-bit and P2V28S40ATP is organized as 4-bank x 2,097, 152-word x 16-bit. All inputs and outputs are referenced to the rising edge of CLK. P2V28S20ATP,P2V28S30ATP and P2V28S40ATP achieve very high speed data rates up to 166MHz, and are suitable for main memories or graphic memories in puter systems.
FEATURES
ITEM t CLK t RAS t RCD t AC t RC Icc1 Clock Cycle Time (Min.) CL=2 CL=3
-7
7ns 45ns CL=2 CL=3 V28S20D 20ns 5.4ns 63ns 85m A 85m A 85m A 1m A
P2V28S20/30/40ATP -75 -8
10ns 7.5ns 45ns 20ns 6ns 5.4ns 67.5ns 85m A 85m A 85m A 1m A 10ns 8ns 48ns 20ns 6ns 6ns 70ns 85m A 85m A 85m A 1m A
Active to Precharge mand Period (Min.) (Min.) Row to Column Delay Access Time from CLK Ref /Active mand Period Operation Current (Single Bank) (Max.) (Min.) (Max.) V28S30D V28S40D -7,-75,-8
Icc6
Self Refresh Current
(Max.)
- Single 3.3V ±0.3V power supply
- Max. Clock frequency -7:143MHz<3-3-3>/-75:133MHz<3-3-3>/-8:100MHz<2-2-2>
- Fully synchronous operation referenced to clock rising edge
- 4-bank operation controlled by BA0,BA1(Bank Address)
- /CAS latency- 2/3 (programmable)
- Burst length- 1/2/4/8/FP (programmable)
- Burst type- Sequential and interleave burst (programmable)
- Byte Control- DQML and DQMU (P2V28S40ATP)
- Random column access
- Auto precharge / All bank precharge controlled by A10
- Auto and self refresh
- 4096 refresh cycles /64ms
- LVTTL Interface
- Package P2V28S20ATP/30ATP/40ATP 400-mil, 54-pin Thin Small Outline (TSOP II) with 0.8mm lead pitch
JULY.2000
Page-1
Rev.2.2
128Mb Synchronous DRAM
P2V28S20ATP-7,-75,-8 (4-BANK x 8,388,608-WORD x 4-BIT) P2V28S30ATP-7,-75,-8 (4-BANK x 4,194,304-WORD x 8-BIT) P2V28S40ATP-7,-75,-8 (4-BANK x 2,097,152-WORD x 16-BIT)
PIN CONFIGURATION (TOP VIEW)
P2V28S20ATP P2V28S30ATP P2V28S40ATP
PIN CONFIGURATION (TOP VIEW)
Vdd NC Vdd Q NC DQ0 Vss Q NC NC Vdd Q NC DQ1 Vss Q NC Vdd...
